Im trying to program a 16 bit hardware divider (with only the first 4 bits being integer). When I try to synthesize it, Xilinx ISE gives me this error Signal NS cannot be synthesized, bad synchronous description. I can't figure out how to fix it. The following is my code if anyone can help...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.